Pci vhdl verilog trabalhos

Quero Contratar Quero Trabalhar

Filtro

Minhas pesquisas recentes
Filtrar por:
Orçamento
para
para
para
Tipo
Habilidades
Idiomas
    Estado do Trabalho
    Aplicar Filtro
    2,000 pci vhdl verilog trabalhos encontrados, preços em USD
    RISC-V microcontroller design in altera D2-115 FPGA t(looking for teacher) Encerrado left

    1. You have to teach us about RISC-V microcontroller architecture top to bottom and instructions . 2. You have to teach us about VHDL / VERILOG. 3. You can deal it with logisim software. 4. You have to give support and help us to build RISC-V microcontroller in FPGA. 5. You can take class about these minimum 2 days in online. 6. You will get 4 month to complete this. You will get 150$ as payment as a teacher. Payment can't be increased cause we are student(cause it is our saving money :) )

    Engenharia Elétrica Eletrônica FPGA Microcontrolador Verilog / VHDL
    $197 (Avg Bid)
    $197 Média
    4 ofertas
    Ofertar agora
    Need help with System Verilog and simulation for homework Encerrado left

    Need to do a few problems based on system verilog and simulations. I have some my own implemented files for most of the problems but they can’t work correctly. Need help with modifying my sv files based on the descriptions of homework problems. (HW description attached, I also have some supporting files and shell files to start with.)

    Engenharia Elétrica Engenharia FPGA Verilog / VHDL
    $125 (Avg Bid)
    $125 Média
    4 ofertas
    Ofertar agora
    Need the floating binary coded operations-3 Encerrado left

    Using your choice of programming language (Verilog, VHDL, C, C++, Python, Java), write a program which accepts half-, single-, or double-precision IEEE 754 floating-point binary operands and: Performs floating-point arithmetic (addition, multiplication).

    Programação C++ Engenharia Elétrica
    $7 (Avg Bid)
    $7 Média
    1 ofertas
    Ofertar agora
    Project for Manish K. Encerrado left

    Hi manishkj116, I noticed your profile and would like to offer you my entry-level VHDL project. We can discuss any details over chat.

    Digital Electronics FPGA FPGA Coding Matlab and Mathematica Verilog / VHDL
    $30 (Avg Bid)
    $30 Média
    1 ofertas
    Ofertar agora
    Project for Ahmed M. Encerrado left

    Hi Ahmed M., I noticed your profile and would like to offer you a entry level VHDL project. We can discuss any details over chat.

    Engenharia Elétrica Eletrônica Engenharia Microcontrolador Verilog / VHDL
    $30 (Avg Bid)
    $30 Média
    1 ofertas
    Ofertar agora
    Write Win CUPL for GAL Device , and VHDL code for FPGA device Encerrado left

    The objectives of this project is to develop a two numbers 3-bit adder and then you must display the result using a 7-segment display in hexadecimal. 1. Wha...the result using a 7-segment display in hexadecimal. 1. What type of GAL Chip you will use in this project? Sizes, input and output? (in Wincupl) 2. How many input and output needed in this project? 3. How many outputs for the 3 bit adder ? Write a WinCUPL code that would implement this project on a GAL device • Show the WinSim waveform simulation • Write a VHDL code that would implement this project on an FPGA device. • Show the VHDL simulated waveforms. • Write a report about your work. • Prepare and record a presentation that would explain how you did you work. • Answer the questions...

    Design Digital Digital Electronics
    $46 (Avg Bid)
    $46 Média
    2 ofertas
    Ofertar agora
    Verilog code Encerrado left

    I’m trying to creat a verilog code

    Xcodebuild
    $10 - $30
    $10 - $30
    0 ofertas
    Ofertar agora
    Project for Loi L. Encerrado left

    Hi Loi L.,I noticed your profile and would like to talk about a project to develop a hardware security module in FPGA using Verilog. Design PCB might be also needed.

    Design de Circuito Design Digital Engenharia Elétrica Eletrônica Verilog / VHDL
    $258 (Avg Bid)
    $258 Média
    1 ofertas
    Ofertar agora
    Project for Kulwant S. Encerrado left

    Hi Kulwant S.,I noticed your profile and would like to talk about a project to develop a hardware security module in FPGA using Verilog. Design PCB might be also needed.

    Eletrônica FPGA Matlab and Mathematica Microcontrolador Verilog / VHDL
    $258 (Avg Bid)
    $258 Média
    1 ofertas
    Ofertar agora
    Project for galenthas Encerrado left

    Hi galenthas, I noticed your profile and would like to talk about a project to develop a hardware security module in FPGA using Verilog. Design PCB might be also needed.

    FPGA Verilog / VHDL
    $259 - $259
    $259 - $259
    0 ofertas
    Ofertar agora
    Project for Hung P. Encerrado left

    Hi hungfreelancer, I noticed your profile and would like to talk about a project based on FPGA, Verilog and pcb design. We can discuss any details over chat.

    Engenharia Elétrica Eletrônica FPGA Microcontrolador Verilog / VHDL
    $237 (Avg Bid)
    $237 Média
    1 ofertas
    Ofertar agora
    Project for Ahmed N. Encerrado left

    Hi Ahmed N., I noticed your profile and would like to talk about a project based on FPGA, Verilog and pcb design.

    Engenharia Elétrica Eletrônica Java Microsoft Visio Arquitetura de software
    $200 (Avg Bid)
    $200 Média
    1 ofertas
    Ofertar agora
    Digital Logic Design, FPGAs and VHDL (I prefer pakistani freelancers) Encerrado left

    i am looking for someone having expertise in Digital Logic Design, FPGAs and VHDL

    Engenharia Elétrica Eletrônica Engenharia FPGA Verilog / VHDL
    $23 (Avg Bid)
    $23 Média
    12 ofertas
    Ofertar agora
    Verilog code to interface to Arducam and drive VGA monitor Encerrado left

    I want to interface a Arducam (MT9V022 monochrome sensor) with a Nexys A7 board () and use the VGA port on the A7 to see what the camera sees on a VGA monitor. I want this done in Verilog (preferably on Vivado). I have a PCB board that maps the pins of the camera board () to three PMOD ports on the Nexys.

    Engenharia Elétrica Eletrônica FPGA Microcontrolador Verilog / VHDL
    $479 (Avg Bid)
    $479 Média
    4 ofertas
    Ofertar agora
    VHDL batcher-banyon switch report. Encerrado left

    I need an academic report for a project I completed. I have written up some stuff but I need other things added like literature review etc. electrical engineers are preferred

    Engenharia Elétrica Eletrônica FPGA Redação técnica Verilog / VHDL
    $53 (Avg Bid)
    $53 Média
    14 ofertas
    Ofertar agora
    Verilog hdl Encerrado left

    Verilog code Test bench

    Verilog / VHDL
    $28 (Avg Bid)
    $28 Média
    12 ofertas
    Ofertar agora
    Verilog code and simulate the FSM Encerrado left

    Its a verilog project

    Verilog / VHDL
    $84 (Avg Bid)
    $84 Média
    1 ofertas
    Ofertar agora
    System Verilog Microprocessor Encerrado left

    Need a microprocessor must be written in system verilog.

    Programação C Engenharia Elétrica FPGA Microcontrolador Verilog / VHDL
    $156 (Avg Bid)
    $156 Média
    6 ofertas
    Ofertar agora
    state machine Encerrado left

    For each of the following questions, first draw your design on paper. Then fill in the behavioral description in the attached Verilog and run it with the supplied testbench. Submit your designs (as a .pdf) and the modified Verilog file through Moodle. 1. Design an HLSM for a system with two single-bit inputs u and d each coming from a button and a 16-bit output C, which is initially 0. For each press of u, the system increments C. For each press of d, the system decrements C. If both buttons are pressed, the system does not change C. The system does not roll over; it goes no higher than the largest 16-bit unsigned integer and no lower than 0. A button press is detected as a change from 0 to 1; holding down a button does not count as multiple presses. 2. Design an HLSM for a s...

    Programação C Eletrônica Engenharia Microcontrolador Verilog / VHDL
    $208 (Avg Bid)
    $208 Média
    2 ofertas
    Ofertar agora
    Build me an online store Encerrado left

    We require an IT specialist experienced in setting up eCommerce websites to assist with creating a simple online store. The intention is to set up an initial store with minimal content so set up can be ...intention is to set up an initial store with minimal content so set up can be relatively quick, (a few days) to start generating sales as early as possible, then review to define additional features and functionality for the final store version. We are open to the choice of platform, such as Shopify etc., but the site must use secure payment methods for credit cards (VISA, MasterCard) and PayPal, be PCI compliant. Products are delivered to the customer and the platform must be able to integrate APIs from selected courier partners. We are open to negotiation with payment for the ab...

    Comércio eletrônico HTML PHP Carrinhos de compras Design de Sites
    $398 (Avg Bid)
    $398 Média
    58 ofertas
    Ofertar agora
    Verilong FSM Encerrado left

    The next two questions require you to use Verilog to design and test larger datapaths. I have provided a library of structural descriptions of various components that you will be asked to use in your designs. Add your name to the top of this file and your code to the bottom. (a) Design a system that computes the sum of three 8-bit numbers. First build a behavioral description, then a structural description that uses one or more 8-bit adders from the library. Finally, write a testbench that tests both modules. (b) Design a system that computes the minimum of three 4-bit numbers. First build a behavioral description, then a structural description that uses components from the library. Finally, write a testbench that tests both modules.

    Engenharia Elétrica Eletrônica Engenharia Design UML Verilog / VHDL
    $19 (Avg Bid)
    $19 Média
    4 ofertas
    Ofertar agora
    VHDL code components Encerrado left

    VHDL code components schematic capture

    Engenharia Elétrica Eletrônica FPGA Microcontrolador Verilog / VHDL
    $15 (Avg Bid)
    $15 Média
    4 ofertas
    Ofertar agora
    VERILOG HDL Encerrado left

    I need an expert in VERILOG HDL DESIGN to do me a MINI PROJECT. it requires : -codes written -waveform

    Engenharia Elétrica Engenharia FPGA LabVIEW Verilog / VHDL
    $110 (Avg Bid)
    $110 Média
    14 ofertas
    Ofertar agora
    Developer C Encerrado left

    Company Overview Raz-Lee Security is a leading independent cybersecurity and compliance solutions provider for IBM i servers (AS/400). We deliver the highest level of threat visibility and protection, including comprehensive solutions that allow organizations to comply with global regulations such as GDPR, PCI, SOX and the like. If you’re a team player looking for an exciting new challenge with a company on the cutting-edge of midrange security technology. Requirements · At least 2 years of experience in system-level programming on Linux · Strong C programming skills · IBM i PASE experience · BASH Script knowledge · Knowledge of RPGLE · Experience with security software (optional) · ...

    AS400 & iSeries Programação C Linux Security
    $494 (Avg Bid)
    $494 Média
    11 ofertas
    Ofertar agora
    ISE design (design Verilog Implementation ) using Xilinx ISE software Encerrado left

    Consider a sorting circuit that accepts 8 numbers serially and outputs the sorted sequence serially. The sorting algorithm is the classic bubble sort algorithm. B. RTL Design Verilog Implementation :In Xilinx ISE software, implement your design in Verilog. c) Simulation waveforms for four (4) different input sequences (Part B).

    Programação C Engenharia Elétrica FPGA Microcontrolador Verilog / VHDL
    $49 (Avg Bid)
    $49 Média
    3 ofertas
    Ofertar agora
    project in computer organization Encerrado left

    -computer organization design 24 bit wide mips instruction. -The problem there is an error in the test so, we need results of the simulation -using verilog software

    Montagem Programação C Engenharia FPGA Verilog / VHDL
    $167 (Avg Bid)
    $167 Média
    9 ofertas
    Ofertar agora
    Display Controller ASIC design Encerrado left

    I need this project for my master's program. Need LCD or any display controller Verilog files, test-benches, with a makefile, documentation, parent reference. That's will not be an old technology design, like a VGA controller.

    Engenharia Elétrica Eletrônica Microcontrolador Verilog / VHDL
    $207 (Avg Bid)
    $207 Média
    4 ofertas
    Ofertar agora
    System Verilog model for Original10 + New instructions. You will submit a PDF report for this part. Encerrado left

    Description is on the pdf file which is in the zipped file. There is a section needed on pdf file, you will see when you read it. Section is 1. Section = 1 is crucial.

    Engenharia Elétrica Eletrônica FPGA Verilog / VHDL
    $43 (Avg Bid)
    $43 Média
    4 ofertas
    Ofertar agora
    Digital logic Vivado simulation expert needed Encerrado left

    Hi, I have project in which I required the following parts to solve, 1) a state diagram for modeling the system as an FSM (finite-state-machine). Specify in the Sketch same sketch the meaning of each state, the input(s) and output(s). 2) Design the FSM using Verilog code and simulate the FSM. (Use comments to indicate the meaning of each variable.) 3) Write a report to explain in detail the state diagram, FSM design source code, and simulation result. Summarize the project in the report Furthermore, you have to use simulation on vivado for this project. Do you able to do this please see the attachment?

    Design Digital Digital Electronics Engenharia Elétrica Electronic Design Eletrônica
    $40 (Avg Bid)
    $40 Média
    6 ofertas
    Ofertar agora
    Help to fix a verilog code . Encerrado left

    the code is a neural network that has some errors it needs to be fixed

    Programação C Programação C++ FPGA Arquitetura de software Verilog / VHDL
    $23 (Avg Bid)
    $23 Média
    1 ofertas
    Ofertar agora
    RISC Pipelined Processor Verilog Encerrado left

    Attached I have my simulation of a 32-bit RISC pipelined processor (picture also attached), and I have a few errors in the code that won't let it compile. I am trying to find someone to simply aide in the debugging process so I can continue my work, I am hoping it would be done in the next day or two.

    Engenharia Elétrica Eletrônica FPGA Microcontrolador Verilog / VHDL
    $115 (Avg Bid)
    $115 Média
    2 ofertas
    Ofertar agora
    RISC Pipelined Processor in Verilog Encerrado left

    I implemented the system that is attached in the picture, but when it came time to compile it I ran into a few errors. I want someone to help troubleshoot said errors, and then help create an assembly language program to MUL two 32-bit numbers to make a 64-bit answer within the Verilog environment to prove out the initial system. Shouldn't be complicated I'm just stuck.

    Montagem Microcontrolador Verilog / VHDL x86/x64 Assembler
    $78 (Avg Bid)
    $78 Média
    3 ofertas
    Ofertar agora
    Build Uber Like Encerrado left

    Register as : -client -driver Step 2: Sign up / sign in as a client: -Username: -Password: (remember account) (All with their own login credentials and all PCI /DSS compliant) -phone no -address -city -country Then further details as: -passport / id card -photo Terms and Conditions (accept) Validating account + sms check by admin (Second authentification as on Facebook) Sign up as a driver -Username -Password (remember account) (All with their own login credentials and all PCI /DSS compliant) -phone no -address -city -country Further details as: Id card/ passport no -photo -drivers licence -plate no Terms and Conditions (accept) Validating account + sms check by admin (Second authentification as on Facebook) Step 3: User interface for client: -Google Maps (page 1)...

    Android HTML5 iPhone Mobile App Development PHP
    $1768 (Avg Bid)
    $1768 Média
    41 ofertas
    Ofertar agora
    Code translate Encerrado left

    1. Translate sha256.c into Verilog HDL code. 2. Your Verilog implementation should perform the exact functionality as defined in sha256.c. 3. In the 2nd milestone, we only require your code to perform correctly in logic. There is no requirement of performance and area optimization. 4. We will discuss more details in tomorrow's lecture. 5. Your delivery should consists of a) All Verilog source codes. b) The logic diagram of your design, where how each module communicates with each other should be shown. c) Your logic simulation results: numerical results and waveforms.

    Programação C LabVIEW Verilog / VHDL
    $120 (Avg Bid)
    $120 Média
    1 ofertas
    Ofertar agora
    C/C++ development on Linux, DPDK, SRIOV & Linux Container Encerrado left

    We have TCP optimized algorithm code written "C". We need to wrap it with DPDK package and optimize the PCI access from multiple VMs under linux. We need to put this in the linux container environment for the customer to integrate it on their linux based server. For the above project which we can sign up. We need the following skill set. - Very strong C/C++ programming and debugging skills - Very strong knowledge of developing code for linux platform - Have worked with DPDK open source platform - Have worked with SRIOV platform - Have worked with Linux Container. Excellent communication skills in English. Need the developed code for linux.

    Programação C Programação C# Programação C++ Linux Arquitetura de software
    $2805 (Avg Bid)
    $2805 Média
    6 ofertas
    Ofertar agora
    Microblaze programming Encerrado left

    Looking for someone with good knowledge of microblaze and vhdl

    Programação C FPGA Java Matlab and Mathematica Verilog / VHDL
    $102 (Avg Bid)
    $102 Média
    7 ofertas
    Ofertar agora
    System Verilog Alarm Encerrado left

    ...sec, min, hrs, min_alrm, hrs_alrm, output logic alrm); Write a test bench named alarm_clock_tb that has alarm_clock as an instance. Your test procedure should be to 1. Do a reset 2. Set the alarm to 5 hours and 30 minutes. 3. Set the time to 5 hours and 29 minutes. 4. Active the alarm and 5. Then run time. 6. After the alarm goes off, reset the alarm. 7. Reset the clock. Must be done in system verilog....

    Engenharia Elétrica Eletrônica FPGA Microcontrolador Verilog / VHDL
    $242 (Avg Bid)
    $242 Média
    9 ofertas
    Ofertar agora
    Verilog VHDL tasks Encerrado left

    Searching for people who has good knowledge in digital logic, Verilog and VHDL

    Engenharia Elétrica Engenharia FPGA Microcontrolador Verilog / VHDL
    $16 (Avg Bid)
    $16 Média
    16 ofertas
    Ofertar agora
    An Expert In Verilog Encerrado left

    i need the help of an electrical expert to help me with some code in verilog for an fpga board urgently, its a very simple task to do, more information would be related, thanks

    Engenharia Elétrica Eletrônica Engenharia Matlab and Mathematica Verilog / VHDL
    $15 (Avg Bid)
    $15 Média
    8 ofertas
    Ofertar agora
    Write verilog code for a calculator for a FPGA board(Basys 3) Encerrado left

    I need a verilog code that create a 16 bit "Calculator" that uses the slide switches as binary input, and uses the push-button cross as action triggers. Using the code that i supply I need comment on code.

    Engenharia FPGA Verilog / VHDL
    $15 (Avg Bid)
    $15 Média
    1 ofertas
    Ofertar agora
    VHDL to Verilog project conversion Encerrado left

    There is a medium size project for C y c l o n e IV FPGA under Quartus written in VHDL. This complete project needs to be translated in to Verilog language. After conversion project needs to be tested to confirm functionality in Verilog. This is required for university studies thus I will not be able to pay much for this work. Please be realistic with your bids. Thank you.

    FPGA Verilog / VHDL
    $103 (Avg Bid)
    $103 Média
    3 ofertas
    Ofertar agora
    System verilog - MIPS microprocessor design Encerrado left

    To develop an HDL(System verilog or Verilog) code for a MIPS microprocessor design and download it to a DEO Board for testing.

    Engenharia Elétrica Engenharia FPGA Microcontrolador Verilog / VHDL
    $118 (Avg Bid)
    $118 Média
    6 ofertas
    Ofertar agora
    PHP Web App - Basic CRM System Encerrado left

    ...be approved by me BEFORE you start coding. This is very important. 1. I need the customer credit/debit card and direct debit details in the database to be encrypted using AES with 256bit keys. 2. I will also need you to upload the application onto a webserver once done. 3. I also need the source files to be encrypted so it cannot be copied (On the web server) 4. The software needs to be GDPR, PCI and POPI compliant (Privacy laws for the UK and South Africa) 5. I will provide you with a test environment to work on. I will need to test this app daily with my team and we will send you daily feedback after each round of changes. 6. Once the app has been completed I will need the source code and database. 7. When the app is deployed to the LIVE server I will need you the database t...

    Android HTML MySQL PHP Arquitetura de software
    $528 (Avg Bid)
    $528 Média
    25 ofertas
    Ofertar agora
    Digital Systems Design Using VERILOG Encerrado left

    all details and info are in the file "CEN'. i want a solution of two out of three, and each one is separate from the other. Thanks for trying

    Eletrônica FPGA Microcontrolador Verilog / VHDL Writing
    $62 (Avg Bid)
    $62 Média
    9 ofertas
    Ofertar agora
    VHDL Assistance Encerrado left

    I need assistance doing VHDL Project

    Design de Circuito Engenharia Elétrica Engenharia FPGA Verilog / VHDL
    $26 (Avg Bid)
    $26 Média
    6 ofertas
    Ofertar agora
    Write a SystemC description for a D-flipflop. Encerrado left

    1) Write a SystemC description for a D-flipflop. 2) Write a testbench for the circuit. 3) Perform systemC logic simulation to the above circuit and print out the waveform output. 4) Explain how you justify that your Verilog file is correct or not.

    Verilog / VHDL
    $10 - $30
    $10 - $30
    0 ofertas
    Ofertar agora
    Vhdl code and report Encerrado left

    Write a report of the RF_Encoder,. This report should include: a. Using your own words to describe the general function of the RF_Encoder b. Using your own words to describe the function of each module. c. Describe the problems you encountered during the project and how you solve them. d. Describe how the testbenches work in the project. E. State diagrams for all components.

    Programação C Engenharia Elétrica Eletrônica Engenharia Verilog / VHDL
    $12 (Avg Bid)
    $12 Média
    3 ofertas
    Ofertar agora
    Build a D Flip flop using SystemC Encerrado left

    1) Write a SystemC description for a D-flipflop. 2) Write a testbench for the circuit. 3) Perform systemC logic simulation to the above circuit and print out the waveform output. 4) Explain how you justify that your Verilog file is correct or not.

    Engenharia FPGA PC Programming Arquitetura de software Verilog / VHDL
    $33 (Avg Bid)
    $33 Média
    5 ofertas
    Ofertar agora
    Translate a C code into a Verilog code Encerrado left

    Translate the code into verilog keeping the same logic of the code.

    Montagem Programação C Programação C++ FPGA Verilog / VHDL
    $56 (Avg Bid)
    $56 Média
    8 ofertas
    Ofertar agora
    SSL Certificates Encerrado left

    I do not have a secure website. and Add through the hosting. Need SSL which helps to prevent phishing attacks on website, build trust with audience, boost your search engine rankings. Enable to maintain PCI compliance (Payment Card Industry). Avoid google flagging us for not having the SSL certificate Now it shows right before the URL "Not Secure". The SSL certificate is a security technology for establishing an encrypted link between a web server and browser to ensure that all data passed between the web server and browsers remain private and integral. Encrypts Sensitive Information, Protects you from Cybercriminals, Builds Trust and Brand Power.

    DNS Linux PHP Hospedagem Web Segurança na rede
    $92 (Avg Bid)
    $92 Média
    56 ofertas
    Ofertar agora
    Exibindo 1951 a 2000 de 2,000 inscrições
    Resultados por página