Verilog / VHDL Jobs

Verilog is a description language used in the field of semiconductor and electronic design. It is also used in analog and mixed-signal circuits. VHDL is a hardware description language used in electronic design automation and integrated circuits. If your business is working with Verilog / VHDL then you can use some freelancer help to ease the workload. Post your Verilog/VHDL job today to connect with such freelancers. Contratar Verilog / VHDL Designers

Filtro

Minhas pesquisas recentes
Filtrar por:
Orçamento
para
para
para
Tipo
Habilidades
Idiomas
    Estado do Trabalho
    27 trabalhos encontrados, preços em USD

    I need help with Timing of clock signals in digital circuits in VHDL. I will share more details in chat.

    $60 (Avg Bid)
    $60 Média
    7 ofertas

    ** Only using cmos gate and transmission gates Building circuit with electric software using Ltspice and irsim for eval stick diagram and euler path

    $125 (Avg Bid)
    $125 Média
    6 ofertas
    ASIC desing 6 dias left
    VERIFICADO

    Task 2: a. Analyze the VHDL code given below for a Flip flop and [fazer login para ver a URL] the nature of all the inputs, [fazer login para ver a URL] the functional table of the flip flop with values of ‘input’, ‘clk’, ‘set’, ‘reset’, ‘Q’ and ‘Qbar’; and [fazer login para ver a URL] the type of the Flipflop; library ieee...

    $45 (Avg Bid)
    $45 Média
    6 ofertas
    Electronics Engineer LabView 5 dias left
    VERIFICADO

    More details will be shared in chat.

    $21 (Avg Bid)
    $21 Média
    8 ofertas

    Create Free rtos based system running on Zybo boardfolllowing feature: *)High priority task that is self blocking *)Scan 4 bit input port connected to press button the button should be polled at an approx 5ms interval and be stable for 20 msdebounced button acces via GPIO hardware or usal AXI gpio *)For efficency the entier port is to be treated as single input rather than individually debounc...

    $155 (Avg Bid)
    $155 Média
    2 ofertas
    create HDL file -- 3 4 dias left
    VERIFICADO

    Produce an implementation, in HDL, of the described Feistel encryption scheme. The chip should have the following preamble.

    $24 (Avg Bid)
    $24 Média
    4 ofertas

    Hardware systems and control. I need someone to help me look at a paper in order to complete a project.

    $81 (Avg Bid)
    $81 Média
    2 ofertas

    Hardware control and system (VHDL).I will share more details in chat.

    $40 (Avg Bid)
    $40 Média
    3 ofertas

    Clock Domain Crossing (CDC) in VLSI

    $91 (Avg Bid)
    $91 Média
    4 ofertas
    I need FSM diagram in 4 hours 3 dias left
    VERIFICADO

    I need FSM diagram for this problem Problem Description: you required to develop an elevator controller. The problem is limited to designing the internal buttons of an elevator and it is described below. 1. The number of served floors is at least six floors. 2. When the desired floor is selected, the elevator should move to this floor. This is indicated by the direction, and the floor number di...

    $26 (Avg Bid)
    $26 Média
    6 ofertas

    Need an expert in assembly and CPU on FPGA

    $77 (Avg Bid)
    $77 Média
    3 ofertas

    we want a efficient 8-point fft verilog code which can be synthesized and connected to AXI-4 bus which can act as an hardware accelerator to the existing risc-v.

    $113 (Avg Bid)
    $113 Média
    1 ofertas

    Implement the mirror adder shown in Figure 1 in 18-nm FinFET GPDK. Make sure to properly size the FinFETs. a. Simulate the mirror adder to determine delays from inputs to the sum and carry out. b. Characterize power dissipation for the fastest data rate this adder can handle. 2) Using the adder implemented in part (1) implement a 16-bit carry-ripple adder. Simulate your 16-bit carry-ripple adder a...

    $153 (Avg Bid)
    $153 Média
    3 ofertas

    I need Mealy FSM state diagram for 10$-15$ Problem uploaded

    $16 (Avg Bid)
    $16 Média
    6 ofertas
    I need FSM diagram urgent 3 dias left
    VERIFICADO

    I need FSM diagram for given problem urgent

    $53 (Avg Bid)
    $53 Média
    6 ofertas

    I need Digital logic design tutor

    $23 (Avg Bid)
    $23 Média
    16 ofertas
    VHDL Expert 1 dia left
    VERIFICADO

    VHDL Expert VHDL Expert VHDL Expert

    $19 (Avg Bid)
    $19 Média
    4 ofertas

    SECURED PORTABLE ECG MONITOR FOR HIGH SENSITIVE PATIENT DATA PROTECTION USING AES ALGORITHM I need an AES encryption and decryption in C . Then I need to apply in FPGA to encrypt and decrypt an ECG signal data The input data will be an ECG signal ya Advanced Encryption Standard coding in C programming

    $206 (Avg Bid)
    $206 Média
    3 ofertas
    HDL Programmer Needed 1 dia left
    VERIFICADO

    HDL Programmer Needed soon......

    $24 (Avg Bid)
    $24 Média
    4 ofertas

    I have a module I need to add uncertanity to it to see its output

    $42 (Avg Bid)
    $42 Média
    5 ofertas

    I need a working code in Verilog that is able to successfully simulate, synthesize and generate bitstream on Xilinx Vivado for FPGA. The code should be able to implement a Convolutional Neural Network and take as input weights and biases from a pretrained model in Python and then use them to identify the 28x28 pixel test image from a MNIST database. Whatever digit is identified by the code, releva...

    $303 (Avg Bid)
    $303 Média
    10 ofertas

    Hello. I need an Assembly MIPS Expert right now. Will provide details on pv.

    $36 (Avg Bid)
    $36 Média
    4 ofertas

    Hi I need engineers who can program in stm32 microcontroller...

    $334 (Avg Bid)
    $334 Média
    21 ofertas

    I need help to Create a skip instruction using VHDL. I will discuss more in chat.

    $31 (Avg Bid)
    $31 Média
    1 ofertas
    $26 Média
    7 ofertas
    vhdl program -- 2 8 horas left
    VERIFICADO

    • Make the Memory Map for the following configuration • 1 microprocessor 16 bits addresses • 1 Eprom (16 bits) and a RAM (16 bits) • 9 sensors described in the attached tables • 3 actuators described attached Indicate the addresses in Hexadecimal for each object • Make the VHDL code for the selection of objects • Draw the diagram (processor and other circuits)

    $237 (Avg Bid)
    $237 Média
    9 ofertas
    ASIC Verification Engineers 21 dias left
    VERIFICADO

    Seeking full-time experienced ASIC Verification Engineers for an ongoing project (12 months+) Essential requirements: Knowledge of at least one industry standard protocol like Ethernet, PCIe, MIPI, USB, AMBA or similar. Ability to update testbench components like reference model/SB, drivers and monitors. Team player with excellent interaction skills. Perl/shell scripting is a good to have. ...

    $15 - $24 / hr
    Secreto ADC
    $15 - $24 / hr
    24 ofertas