Encerrado

vhdl code using altera

8 freelancers estão ofertando em média $128 para esse trabalho

ahmedmohamed85

A proposal has not yet been provided

$133 USD em 1 dia
(323 Comentários)
7.7
ducdctoandh

I am really happy to help you out of this project. I would like to introduce that I am an freelancer with 100% JOB COMPLETED in VHDL/VERILOG. Relevant Skills and Experience FPGA/VHDL/Verilog Proposed Milestones $100 Mais

$100 USD in 3 dias
(64 Comentários)
5.8
han121kun

HI, I can help you. plz see my review Stay tuned, I'm still working on this proposal.

$138 USD in 3 dias
(5 Comentários)
4.6
kulwantsingh16

A proposal has not yet been provided

$150 USD in 5 dias
(14 Comentários)
4.2
$155 USD in 3 dias
(9 Comentários)
3.4
BigCityInstitute

Hi, sir I am FPGA expert I can help you Let's see soon and discuss in detail Relevant Skills and Experience I developed projects about fpga nad vhdl Proposed Milestones $155 USD - final Thanks

$155 USD in 3 dias
(2 Comentários)
3.1
ReconLogic

I can develop this according to your architecture using all VHDL code(Quartues prime) or with Qsys too. Lets talk to share more details Relevant Skills and Experience [url removed, login to view] EE and professional FPGA developer in Germany Mais

$111 USD in 10 dias
(2 Comentários)
2.8
$83 USD in 3 dias
(0 Comentários)
0.0