FFT implementation on spartan 3e

design a real time fft core using vhdl for 1024 point 16-bit radix 4 algorithm and implement on spartan 3E starter kit. the input to fft will be a image and output is to be display on the monitor.

Habilidades: FPGA, Verilog / VHDL

Ver mais: spartan, fft, spartan fft, display monitor vhdl, fft using, vhdl display monitor, spartan starter kit verilog, spartan starter kit, algorithm implementation, implementation spartan, spartan starter kit simulink, vhdl spartan, vhdl implementation, 3e, input output gui display

Acerca do Empregador:
( 0 comentários ) Latur, India

ID do Projeto: #6812067

1 freelancer está ofertando em média ₹15000 para este trabalho


Hired by the Employer

₹15000 INR in 15 dias
(16 Comentários)