Fix my asynchronous circuit


I'm making an asynchronous pipeline which mean every stage of pipeline control by local controller, using Quartus 2, written in VHDL language. The problem i'm facing is unversity waveform program shown that the data is not transferred between stages as shown in below images. The function of the pipeline is converting integer into 2nd complement.. The pipeline has two stages.

There are two states to decide either want to transfer the data between stages or no.

State0 - transfer data between stages when successor is full and predecessor is empty

State1 - disable data transfer between stages when successor is empty and predecessor is full.

This is will be very easy for you since you are an expert . I did post my problem into [url removed, login to view] and someone did manage to simulate it, but when I try I cant.. I hope you able to fix this

Tool : Quartus and VHDL

Expectation from you: Able to simulate functional and timing simulation successfully.

I will attach you the code if you agree.

Habilidades: Verilog / VHDL

Veja mais: fix my program, circuit simulation, disable complement, circuit control, converting easy language code, simulation code data, waveform control, asynchronous, asynchronous http, vhdl pipeline, redo graphics www com, language site www com, google www com moshraf, find www com, converting easy language, waveform, asynchronous http post, www com dress, www com moduling expose, www com zillow, tube8 www com, fix timing, www com pornhub

Acerca do Empregador:
( 1 comentário ) Kuala Lumpur, Malaysia

ID do Projeto: #6831262

1 freelancer is bidding on average $20 for this job


Hired by the Employer

$20 USD em 1 dia
(4 Comentários)