Encerrado

Spartan 3 DDR-SDRAM controller / Verilog (703355)

Implement a special efficient pipelined DDR-SDRAM controller into a Spartan 3 FPGA as described in the attached docuement

## Deliverables

1) Complete and fully-functional working program(s) in executable form as well as complete source code of all work done.

2) Deliverables must be in ready-to-run condition, as follows (depending on the nature of the deliverables):

a) For web sites or other server-side deliverables intended to only ever exist in one place in the Buyer's environment--Deliverables must be installed by the Seller in ready-to-run condition in the Buyer's environment.

b) For all others including desktop software or software the buyer intends to distribute: A software installation package that will install the software in ready-to-run condition on the platform(s) specified in this bid request.

3) All deliverables will be considered "work made for hire" under U.S. Copyright law. Buyer will receive exclusive and complete copyrights to all work purchased. (No GPL, GNU, 3rd party components, etc. unless all copyright ramifications are explained AND AGREED TO by the buyer on the site per the coder's Seller Legal Agreement).

## Platform

Xilinx ISE 9.1

Habilidades: Eletrônica, Engenharia, MySQL, PHP, Arquitetura de software, Teste de Software

Ver mais: spartan ddr verilog, spartan ddr, ddr, controller hire, xilinx, spartan, ise, controller, php controller, program fpga, sdram, spartan ddr controller verilog, controller verilog, fpga code, platform controller, spartan ddr sdram controller, xilinx fpga, ddr spartan controller, spartan ddr sdram, controller sdram spartan, php fpga, sdram spartan verilog, sdram spartan, xilinx spartan, ddr controller fpga spartan

Acerca do Empregador:
( 1 comentário ) Flintsbach, Germany

ID do Projeto: #3028734

1 freelancer está ofertando em média $2508 para este trabalho

catad83

See private message.

$2507.5 USD in 30 dias
(53 Comentários)
6.0