Encerrado

Assembly language program

Details: The purpose of this project is to help solidify your understanding of the details of how caches and memory work by building a multi-level cache and memory model that processes address traces concurrently on a dual-core CPU. Your caches must support several design options and be configurable. For example, your cache simulator should support different sizes (number of entries), different cache line sizes, and different levels of associativity as described in the following sections. You will need to maintain hit/miss ratio statistics as well as a running average of instruction latencies during execution that will be aggregated into reportable performance metrics upon completion of address trace processing.

Details are attached

Budget 60$

Time- asap

Habilidades: Montagem, Arquitetura de software, Teste de Software, x86/x64 Assembler

Ver mais: statistics architecture, architecture statistics, architecture design line, program design architecture, language program example, performance testing, language processing, language options, cpu cache, cache simulator program, model design program, program design model, number processes running, testing level support, trace cache, simulator software, language program, building execution, cpu simulator program, memory simulator, cpu performance, cache simulator, simulator program, karnaugh mapping program language, cache simulator project

Acerca do Empregador:
( 167 comentários ) Kolkata, India

ID do Projeto: #6827319