Orçamento $30-250 USD
construct a lower power consuming 6t adiabatic sram using hspice
Habilidades: Verilog / VHDL
Veja mais: detector circuit build, watch circuit build, circuit projects build, build voltage regulatory circuit, build voltage regulator circuit, build regulator circuit, build usb hub circuit, build gprs tracking circuit diagrams, build radio controlled helicopter circuit diagram, build cube using mondrian, build dashboard using flex database, build website using php designer, build site using codeigniter, vbnet build gps using google maps, build gis using mapx vbnet 2005, build crm using php mysql, build website using oscommerce, build website using dreamweaver, build distro using busybox, flash build car circuit
ID do Projeto: #10499394
I worked in a military project using FPGA, so I think that I can help you in this project.
please consider my application. I have 7 years experience with digital design and VHDL. Thank you
Hi! I am an analog design engineer and have good experience designing and simulating CMOS circuits. Contact me with the details. Thanks.
We are a team of experts which are dealing with various projects such as writing, technical writing, Engineering, PCB designing, FPGA, Verilog /VHDL, MATLAB, Mathematics, Calculus, SPSS, Statistic, CUDA, OpenGL, Patter
O endereço de e-mail já está associado a uma conta do Freelancer.
Insira sua senha abaixo para associar as contas:
Eu esqueci minha senha
Vincular à sua conta a uma nova conta Freelancer
Link para sua conta Freelancer existente