2 verilog fixed point 8 bits division modules

Module should be defined like this:

module divider(

output[7:0] q,

output[7:0] r,

input[7:0] a, b);// a = b * q + r

One of the implementations should use Newton–Raphson method and the second one should use Goldschmidt [url removed, login to view] methods should be 100% functional and both simulations must be functional and return the right values of q and [url removed, login to view] be great if you can also comment the source code.

I need the modules until 05.11.2013 11:00 PM

Habilidades: Verilog / VHDL

Veja mais: division module verilog, verilog division code, vhdl and verilog, one bits, bits of, 0 bits, verilog vhdl, vhdl code, single floating point verilog, floating point verilog code, single precision floating point verilog, floating point verilog, fixed source code, module fixed, simulations, verilog code, point sale source code, net point sale source code, net point sales software source code, point sale source code vbnet, verilog source code pid, use modules, vbnet projects source code downloads point sale

Acerca do Empregador:
( 0 comentários ) Niculitel, Romania

ID do Projeto: #5089874

6 freelancers are bidding on average $43 for this job


Dear sir, I have more than 5 years experience in digital design using verilog, please check my profile to be sure that i can do it

$55 USD in 3 dias
(45 Comentários)

Hi, I have 15+ years experience with Verilog HDL (since 1998). Since then I have completed more than 120 VHDL and Verilog HDL projects for third parties and clients. I estimate 30 USD for each implementation. The deliv Mais

$60 USD in 2 dias
(1 Comentário)

Hi... I am sathish ... project head in 5amperes....we are expert in MATLAB and Verilog... message me .. we shall discuss further on that... u can check my website for more details on me ... 5amperes(dot)com We assu Mais

$55 USD in 3 dias
(0 Comentários)

Hi I am an electronic undergraduate who is qualified as a verification engineer at Atranta. I am an expert in verilog. I can easily finish your job. thank you.

$30 USD in 2 dias
(0 Comentários)

Hi, I'm an experienced Verilog/VHDL programmer and have designed division modules based on differrent algorithms. I'm ready to help you solving it right now

$35 USD em 1 dia
(0 Comentários)

(1) Expertise in Verilog / VHDL. (2) Good experience in Digital design concepts. (3) Industrial experience

$25 USD in 3 dias
(0 Comentários)