Encerrado

Verilog / VHDL experenced required -- 2