low power vlsi design

₹12500-37500 INR

Fechado

Publicado

há mais de 9 anos

₹12500-37500 INR

Pago na entrega

This project deals with new area of evaluation of low power consumption as well as dissipation less power digital logic circuits. With the help of reversible logic circuits, it is possible to minimize the area and power of sequential digital circuits like flip-flops and shift registers in terms of gates, garbage inputs/outputs and processing speed. It is the new findings and initiates the research of complex digital logic circuits for quantum computers and robust robots.

Verilog / VHDL

ID do Projeto: 6781057

Sobre o projeto

12 propostas

Projeto remoto

Ativo há 9 anos

Quer ganhar algum dinheiro?

Endereço de e-mail

Benefícios de ofertar no Freelancer

Defina seu orçamento e seu prazo

Seja pago pelo seu trabalho

Descreva sua proposta

É grátis para se inscrever e fazer ofertas em trabalhos

12 freelancers estão ofertando em média ₹27.407 INR for esse trabalho

@loi09dt1

Visit my profile to see my experience on FPGA design or VLSI Implementation. I'm a researcher on VLSI Implementation. Please contact me for details. thanks.

₹30.000 INR em 15 dias

5,0

(14 avaliações)

4,4

@shobhitkapoor

Hi I am having 10+ year of design and verification experience , your work sounds challenging to me and really intrested to work in this new technology. please let me know how can we discuss this further ? and what are your expectations. Thanks SK

₹30.000 INR em 10 dias

5,0

(5 avaliações)

4,1

@saf818

Hi I have worked on FPGA based designs. Please provide more details and let me know if you need my services. I am currently available for around 25-30 hours per week Best Regards Syfar

₹30.000 INR em 10 dias

5,0

(3 avaliações)

2,5

@ElecCirDesign

Hi, I have PhD in microelectronics circuit design with 15+ years experience in research area. I am an expert in low-power/ high speed circuit design and have well background in customizing and designing new building blocks design and simulation. I can help you.

₹13.888 INR em 3 dias

5,0

(1 avaliação)

0,0

@jaydeeprangani

My qualification is M.Tech. in VLSI and Embedded System. I have completed projects on low power design like FIR filter, D-FF, adder and multiplier using cadence tool. My thesis is on low power system with title HDL implementation of AM based instruction predictor for power reduction. I am ready to start working on your job.

₹33.333 INR em 15 dias

0,0

(0 avaliações)

0,0

@SANGITAR

We are a design and developed company based in Nagpur,we are familiar with low power design methodologies, you can expect 100 percent time bound results.

₹27.777 INR em 10 dias

0,0

(0 avaliações)

0,0

@bezsilicon

A proposal has not yet been provided

₹27.777 INR em 10 dias

0,0

(0 avaliações)

0,0

@pratikpatel17

Having an experience in Physical Design at Einfochips Ltd. company and having a good knowledge of Low power techniques and Digital Design.

₹38.888 INR em 20 dias

0,0

(0 avaliações)

0,0

@calibersakthi

we have good experience vlsi design engineer to complete project within time period and we will give support any time to clear doubt on your project.

₹16.666 INR em 5 dias

0,0

(0 avaliações)

0,0

@ritzhobby02

The reversible logic can be implemented using Tanner EDA tools. Basic gates will be developed and further integrated to complex modules like ALU and processors

₹22.222 INR em 10 dias

0,0

(0 avaliações)

0,0

@sandunrathnayake

I'm a Verification Engineer. I have access to some of Best EDA tools.(Talus,DC compiler,Spyglass) 3 year experience in EDA I am a member of a community where we have experts from different sub domains of VLSI. So I can guarantee no stuck in the middle of the project. 1 golden request to provide sufficient details at the beggining and I can drive the rest of work without your push...

₹27.777 INR em 10 dias