Concluído

verilog engineer -- 2

Concedido a:

moaazkh96

Hi, I am digital design engineer, I have a broad knowledge of digital design in ASIC and FPGA using both VHDL and Verilog. I am using Vivado, ISE, and Quartus for FPGA, using DC, ICC, and prime-time for ASIC. and UVM Mais

₹1100 INR em 7 dias
(35 Comentários)
4.8